A Parallel Evolutionary Algorithm to Optimize Dynamic Memory Managers in Embedded Systems by Risco-Martin, Jose L. et al.
Parallel Computing 36 (2010) 572–590Contents lists available at ScienceDirect
Parallel Computing
journal homepage: www.elsevier .com/ locate /parcoA parallel evolutionary algorithm to optimize dynamic memory
managers in embedded systems
José L. Risco-Martín a,*, David Atienza b, J. Manuel Colmenar c, Oscar Garnica a
aDepartment of Computer Architecture and Automation, Universidad Complutense de Madrid, 28040 Madrid, Spain
b Embedded Systems Laboratory (ESL), Ecole Polytechnique Fédérale de Lausanne (EPFL), 1015 Lausanne, Switzerland
cC.E.S. Felipe II, Universidad Complutense de Madrid, 28300 Aranjuez, Spaina r t i c l e i n f o
Article history:
Available online 16 July 2010
Keywords:
Embedded systems design
Dynamic memory management
Evolutionary computation
Distributed simulation0167-8191/$ - see front matter  2010 Elsevier B.V
doi:10.1016/j.parco.2010.07.001
* Corresponding author.
E-mail address: jlrisco@dacya.ucm.es (J.L. Risco-a b s t r a c t
For the last 30 years, severaldynamic memory managers (DMMs) have been proposed. Such
DMMs include ﬁrst ﬁt, best ﬁt, segregated ﬁt and buddy systems. Since the performance,
memory usage and energy consumption of each DMM differs, software engineers often face
difﬁcult choices in selecting the most suitable approach for their applications. This issue
has special impact in the ﬁeld of portable consumer embedded systems, that must execute
a limited amount of multimedia applications (e.g., 3D games, video players, signal process-
ing software, etc.), demanding high performance and extensive memory usage at a low
energy consumption. Recently, we have developed a novel methodology based on genetic
programming to automatically design custom DMMs, optimizing performance, memory
usage and energy consumption. However, although this process is automatic and faster
than state-of-the-art optimizations, it demands intensive computation, resulting in a
time-consuming process. Thus, parallel processing can be very useful to enable to explore
more solutions spending the same time, as well as to implement new algorithms. In this
paper we present a novel parallel evolutionary algorithm for DMMs optimization in
embedded systems, based on the Discrete Event Speciﬁcation (DEVS) formalism over a Ser-
vice Oriented Architecture (SOA) framework. Parallelism signiﬁcantly improves the perfor-
mance of the sequential exploration algorithm. On the one hand, when the number of
generations are the same in both approaches, our parallel optimization framework is able
to reach a speed-up of 86.40 when compared with other state-of-the-art approaches. On
the other, it improves the global quality (i.e., level of performance, low memory usage and
low energy consumption) of the ﬁnal DMM obtained in a 36.36% with respect to two well-
known general-purpose DMMs and two state-of-the-art optimization methodologies.
 2010 Elsevier B.V. All rights reserved.1. Introduction and related work
Modern multimedia embedded systems must execute applications coming from desktop systems. As a result, one of the
most important problems that system designers face today is the integration of a great amount of applications coming from a
general-purpose domain into a highly-constrained memory device [1]. Usually, these applications are developed in the C++
language, where dynamic memory is allocated via the operator new and deallocated by the operator delete. Most compilers
simply map these operators directly to the malloc() and free() functions of the standard C library. Studies have shown
that dynamic memory management can consume up to 38% of the execution time in C++ applications [2]. Thus, the. All rights reserved.
Martín).
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In the past, most of the implementations that were ported to these embedded platforms stayed mainly in the classic domain
of signal processing. Such implementations actively avoided algorithms that employ dynamic memory.
New portable devices must rely on dynamic memory for a very signiﬁcant part of their functionality due to the inherent
unpredictability of the input data. These devices also integrate multiple services such as multimedia and wireless network
communications. It heavily inﬂuences global performance and memory usage of the system. In addition, energy consump-
tion has become a real issue in overall system design (both embedded and general-purpose) due to circuit reliability and
packaging costs [3]. Thus, the optimization of the dynamic memory subsystem in general-purpose devices, and particularly
in embedded systems, has three goals that cannot be seen independently: performance, memory usage and energy
consumption.
Since the dynamic memory subsystem heavily inﬂuences performance and is an important source of energy consumption
and memory usage, ﬂexible system-level implementation and evaluation mechanisms for these three factors must be avail-
able at an early stage of the design ﬂow for embedded systems. Current implementations of Dynamic Memory Managers
(DMMs) can provide a reasonable level of performance for general-purpose systems [4]. However, these implementations
do not consider energy consumption and memory usage constraints of the target embedded platforms where these DMMs
must run on. Thus, these general-purpose DMMs implementations are never optimal for the ﬁnal target embedded platform
and produce large energy and performance penalties. Consequently, system designers currently face the need to manually
optimize the implementations of the initial DMMs on a case-per-case basis. However, adding new implementations of (com-
plex) custom DMMs manually often prove to be a very programming-intensive and error-prone task that consumes a signif-
icant part of the time spent in system integration of dynamic memory management mechanisms, even if standardized
languages such as C or C++ offer considerable support [5,4].
Therefore, new DMM designs are needed to optimize the execution of embedded applications, where indeed each appli-
cation presents an independent memory behavior and, as a consequence, particular DMM implementations need to be built
for each one of them. In this regard, Vo presents a DMM that allows the deﬁnition of multiple memory regions with different
disciplines [6]. However, this approach cannot be extended with new functionality and is limited to a small set of user-de-
ﬁned functions for memory de/allocation.
Berger et al. propose an infrastructure of C++ layers that can be used to improve performance of general-purpose DMMs
[5]. The problemwith these implementations is that they mainly aim at performance optimizations and propose ad hoc solu-
tions, not being possible to automatically explore and implement optimal DMMs in a methodical way for different embed-
ded systems, as we propose in this work. However, Berger et al. state that the versatility of the C++ language allows to insert
this new principle of extensive modular library inside embedded operating systems, such as RTEMS [7], without the code
size overhead found in other approaches that optimize DMMs in C code based on proﬁling [8].
Closer to our work, in [9,10], a methodology is deﬁned to implement a DMM by means of a pseudo-random exploration,
which is realized in a complete design space for dynamic embedded systems. The authors aim to reduce energy consumption
[9] and memory usage [10]. In addition, this study may be particularized for each embedded application. Using the same
methodology, in [11] the authors balance two factors (memory usage and memory accesses) in order to achieve the most
energy efﬁciency. However, they need two preliminary phases that require at least two human decisions: (1) the signiﬁcant
reduction of the initial design space and (2) the execution of every DMM to evaluate its behavior, which requires to compile
and run the target application in each case.
Recently, we have proposed a new method, using genetic programming, to automatically generate optimal DMM imple-
mentations, thus improving the state-of-the-art exploration approaches [12]. We have introduced a novel approach that al-
lows developers to design custom DMMs with the optimized performance, memory usage and energy consumption required
for these new dynamic multimedia applications, with no manual intervention in the exploration effort. To this end, we have
used grammatical evolution [13] to traverse the design space according to the dynamic memory behavior of these new mul-
timedia applications. To evaluate each DMM implementation found by our evolutionary algorithm, we have implemented a
DMM simulator, extending the DMM library developed in [9]. It enables a fast evaluation of each DMM implementation for
ﬁne-tuning our dynamic memory design space exploration results during the optimization process. However, although the
proposed methodology is up to 20 faster than previous approaches, the optimization time (16 h in the worst case for large
embedded applications) can be considerably improved.
In this work, we propose a new parallel optimization methodology, which combines genetic programming with a parallel
optimization scheme, designed to automatically generate optimal DMM implementations, thus improving the state-of-the-
art exploration approaches. Existing parallel implementations of evolutionary algorithms can be classiﬁed into three main
types [14]: (1) global single-population master–worker algorithms, (2) single-population ﬁne-grained, and (3) multiple-pop-
ulation coarse-grained algorithms. Taking into account this classiﬁcation, our parallel design may be included in the ﬁrst
group. The proposed parallel algorithm is formally implemented using Discrete Event Speciﬁcation over Service Oriented Archi-
tecture (DEVS/SOA) [15], which we have adapted to use multiple distributed processing cores over local networks and web
services (for massive parallelization).
Our approach allows developers to design custom DMMs with the reduced execution time, memory usage and power
consumption required for the dynamic multimedia applications run on embedded systems, and with no manual intervention
in the exploration effort. First, starting from all the possible DMM implementations that the aforementioned methodology
proposes [12], we automatically deﬁne the relevant design space of dynamic memory management decisions for an optimal
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traverse this design space according to the DMM behavior of the dynamic applications. To evaluate each DMM implemen-
tation found by our evolutionary algorithm, we have developed a DMM simulator. It enables a relatively fast evaluation of
each DMM implementation for ﬁne-tuning our DMM design space exploration results during the optimization process.
Overall, our experiments in two real-life dynamic embedded applications show that our novel parallel DMM exploration
approach, using grammatical evolution and parallel optimization, achieves important speed-ups (up to 66.2 times faster)
with respect to other two state-of-the-art approaches. Moreover, the proposed parallel exploration framework can achieve
a 50.25% better set of trade-off solutions (performance, power consumption and area usage) of DMMs implementations;
thus, it can generate a much better approximation to the Pareto-optimal front of DMMs solutions for designers to choose
from.
The remainder of the article is organized as follows. First, Section 2 describes the dynamic memory manager design space
and how grammatical evolution is applied to generate DMMs. Then, in Section 3, we present our design ﬂow to automatically
explore DMMs, optimizing performance, memory usage and energy consumption. A description of our parallel proposal,
which uses a master–worker scheme is detailed in Section 4. In Section 5, we describe our experimental setup for parallel
simulations and we discuss the obtained results in two real-life multimedia applications for embedded systems. Finally, Sec-
tion 6 summarizes the main conclusions of this paper as well as our future work.2. The dynamic memory managers exploration problem
In this section we ﬁrst summarize the main characteristics of a DMM. Next, we present the taxonomy designed to classify
the DMMs design space, and brieﬂy describe the C++ template library that implements the given taxonomy (in both simu-
lation and real mode). Finally, we describe how grammatical evolution is applied to automatically explore the design space.2.1. Introduction to dynamic memory managers
Dynamic memory management basically consists of two separate tasks, i.e., allocation and deallocation. Allocation is the
mechanism that searches for a memory block big enough to satisfy the memory requirements of an object request in a given
application. Deallocation is the mechanism that returns a freed memory block to the available memory of the system in or-
der to be reused subsequently. In current applications, the blocks are requested and returned in any order. The amount of
memory used by the DMM grows up when the memory storage space is used inefﬁciently, reducing the storage capacity.
This phenomenon is called fragmentation. Internal fragmentation happens when requested objects are allocated in blocks
whose size is bigger than the size of the object. External fragmentation occurs when no blocks are found for a given object
request despite enough free memory is available. Hence, on top of memory de/allocation, the DMM has to take care of mem-
ory usage issues. To avoid these problems, some DMMs include splitting (breaking large blocks into smaller ones to allocate a
larger number of small objects) and coalescing (combining small blocks into bigger ones to allocate objects for which there
are no available blocks of their size). However, these two algorithms usually reduce performance, and consume more energy
as well. To support these mechanisms, additional data structures are built to keep track of the free and used blocks.
There are several general-purpose DMMs. Here we brieﬂy describe two of them: the Kingsley DMM [4] and the Lea DMM
[16]. Our optimized DMMs are compared with them because Kingsley and Lea are widely used in both general-purpose and
embedded systems. Moreover, they are on opposite ends between maximizing performance and minimizing memory usage.
The Kingsley DMMwas originally used in BSD 4.2. Windows-based systems (both mobile and desktop) apply the main ideas
from Kingsley. The Kingsley DMM organizes the available memory in power-of-two block sizes: all allocation requests are
rounded up to the next power of two. This rounding can lead to severe memory usage issues because, in the worst case, it
allocates twice as much memory as requested. It performs no splitting or coalescing. This algorithm is well known to be
among the fastest DMMs although it is among the worst in terms of memory usage. On the contrary, the Lea DMM is an
approximate best-ﬁt DMM that provides mainly low memory usage. Linux-based systems implement as their basis the
Lea DMM. It presents a different behavior based on the size of memory requested. For example, small objects (less than
64 bytes) are allocated in free blocks using an exact-ﬁt policy (one linked list of blocks for each multiple of 8 bytes). For med-
ium-sized objects (less than 128 K), the Lea allocator performs immediate coalescing and splitting in the previous lists and
approximates best ﬁt. For large objects (P128 K), it uses virtual memory (through the mmap primitive).
To create an efﬁcient DMM, the design decisions that can be taken to handle the possible combinations of the previous
factors (e.g., performance, memory usage, energy consumption, overhead of additional data structures, etc.) must be classi-
ﬁed. Next, we describe the taxonomy deﬁned to classify such design decisions.2.2. Dynamic memory management design space for embedded systems
A DMM is formed by one or more Atomic Dynamic Memory Managers (ADMs). An ADM is deﬁned for a speciﬁc behavior
pattern. The deﬁnition of an ADM can be classiﬁed in ﬁve different categories [10], which are depicted in Fig. 1 and described
below:
Fig. 1. Dynamic memory management search space of corthogonal decisions.
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satisfy the memory requests. More speciﬁcally, the Block structure tree in Fig. 1 speciﬁes the data structure that man-
ages the free blocks (singly-linked list, doubly-linked list, AVL trees, etc.). The Block sizes tree refers to the different
sizes of basic blocks available in the ADM, which may be ﬁxed or not. The Block tags and the Block recorded info trees
specify the extra ﬁelds needed inside the block to store information used by the ADM. Finally, the Flexible block size
manager tree decides if the splitting and coalescing mechanisms are activated according to the availability of the size
of the requested memory block.
B. Allocating blocks. It deals with the allocation policy applied to the ADM. Here we may include all the important choices
available in order to choose a block from a list of free blocks [4].
C. Coalescing blocks. It concerns the actions executed by the ADM to merge two smaller blocks into a larger one. Firstly,
the Number of max block size tree deﬁnes the new block sizes that are allowed after coalescing two different adjacent
blocks. Then, the When tree deﬁnes how often coalescing should be performed.
D. Splitting blocks. This category refers to the actions executed by the ADM to split one larger block into two smaller ones.
Firstly, the Number of min block size tree deﬁnes the new block sizes that are allowed after splitting a block into smaller
ones. And the When tree deﬁnes how often splitting should be performed.
In summary, when one decision has been taken in every tree, one custom ADM is deﬁned. However, the decision catego-
ries and trees presented above include some interdependencies (constraints, in our design space). Therefore, the selection of
certain leaves in some trees heavily affects the coherent decisions in the others. These dependencies are represented using
dashed lines in Fig. 1. First, the Block structure tree inside the Creating block structures category strongly inﬂuences the deci-
sion in the Block tags tree of the same category because certain data structures require extra ﬁelds for their maintenance. For
example, singly-linked lists, where several block sizes are allowed, have to include a header ﬁeld and the size of each free
block inside. Second, inside the same category, if the None leaf from the Block tags tree is selected, then the Block recorded
info tree cannot be used. Clearly, there would be no memory space to store the recorded info inside the block. In the same
manner, the One leaf from the block sizes tree, excludes the use of the Flexible block size manager tree in the Creating block
structures category. This occurs because the one block size leaf does not allow us to deﬁne any new block size. Similarly,
the coalescing and splitting mechanisms are quite related and the decisions in one category have to ﬁnd equivalent ones
in the other. Finally, the Flexible block size manager tree heavily inﬂuences all the trees inside the Coalescing blocks and
the Splitting blocks categories.
Table 1
Deﬁnition of the Kingsley DMM using our taxonomy. Every column represents a tree of Fig. 1.
A.1 A.2 A.3 A.4 A.5 B.1 C.1 C.2 D.1 D.2
SLL One: 23B Header Size & Pointers – First – – – –
SLL One: 24B Header Size & Pointers – First – – – –
SLL One: 25B Header Size & Pointers – First – – – –
. . .
SLL One: 232B Header Size & Pointers – First – – – –
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shows an excerpt of the Kingsley DMM using our taxonomy. Each column represents one tree in Fig. 1, labeled as category
and tree number. Thus, the Kingsley DMM is formed by 30 ADMs. Regarding the Creating block structures category, thesingly-
linked list (SLL) is used in the Block structure tree. As column A.2 shows, every ADM manages one block size (in powers of
two). We select Header in the Boundary tags tree because the SLL contains a next pointer ﬁeld. Furthermore, the header also
contains the size, which is a constant (column A.4 in Table 1). The allocation policy employed by all the ADMs in Kingsley is
First fit, shown in column B.1. Finally, columns A.5, C.1, C.2, D.1 and D.2 are not applicable to Kingsley, because it does not
use splitting or coalescing algorithms. In the following, we describe how the previous taxonomy has been implemented.
We have developed a C++ library based on abstract classes and templates [17], with which we may implement all the
possible decisions in the DMM design space depicted in Fig. 1. To this end, we have followed the same structure developed
by Berger [5] and Atienza et al. [9], developing several data structures and de/allocation policies, utility layers, object rep-
resentations, selectors, headers, etc. This template-based approach largely simpliﬁes the complex engineering process of
designing custom DMMs, allowing the developers to cover a vast part of the implementation space (e.g., different strategies
of the DMM, internal blocks of the allocators, etc.) with a minimal programming and modeling effort. In addition, this library
provides a logging layer, that reports at runtime the number, type and size of objects de/allocated by each application under
study.
Thus, our library enables the construction of the ﬁnal global custom DMM implementation in a simple way via compo-
sition of C++ layers. In general terms, the basic interface deﬁned in such DMM library, called AtomicDMM, is based on a C++
template. As stated before, every DMM is formed by a set of ADMs, and each ADM is deﬁned by the following class prototype:
template<class DataStructure, class Selector,
class Migration, class NextADM>
class AtomicDMM {
. . .
inline void* malloc (size_t sz) {. . .}
inline void free (void* ptr) {. . .}
. . .
};
where
 DataStructure is the data structure of the ADM designed for a certain region of memory. It should include the type of data
structure and policies for blocks sorting and selection that are used in that manager (trees A.1, A.3, A.4 and B.1 in Fig. 1).
 Selector includes the set of conditions determining the range of block sizes that will be attended by this ADM. If there are
several ADMs with the same range, every memory request is attended in descending order as the ADMs are created in the
code, in such a way that the last ADM attends requests when there are no free blocks on the previous atomic DMMs (tree
A.2).
 Migration deﬁnes the set of rules determining the range of block sizes that are returned (freed) by this atomic DMM. Using
this parameter, block migration policies between different ADMs can be deﬁned, that is, coalescing and splitting policies
(trees A.5, C.1, C.2, D.1 and D.2 in Fig. 1).
 NextADM is the next ADM in the global manager’ structure. If there are no more ADMs, it represents the interface used by
the Operating System (OS) to de/allocate memory (sbrk( ), mmap( ), malloc( ), etc.).
For illustration purposes, in the following example we design an excerpt of the Kingsley DMM (see Table 1). As stated
before, this DMM is formed by up to 30 ADMs. Thus, such DMM manages 30 different regions of memory. Every region
is selected according to the block size that the application needs to de/allocate. The ﬁrst ADM uses a singly-linked list of
blocks with First Fit (FF) allocation policy (FirstFitSLL data structure). This atomic manager attends de/allocation for 23-
bytes-size objects, and does not use coalescing or splitting (SizeSelector may be used as both de/allocation size and
migration policy). The second atomic manager implements the same behavior, although it is used for 24-bytes-size ob-
jects, and so forth. Finally, the last region is used for all the requests that cannot be managed by the previous 30 atomic
managers.
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AtomicDMM<
FirstFitSLL<SizeHeader>,
SizeSelector<8>,
SizeSelector<8>,
AtomicDMM<
FirstFitSLL<SizeHeader>,
SizeSelector<16>,
SizeSelector<16>,
. . .
AtomicDMM<
FirstFitSLL<SizeHeader>,
SizeSelector<232>,
SizeSelector<232>,
OperatingSystem<SbrkHeap<EmptyHeader>,
2048 KB, SizeHeader>
>
>
>> GlobalHeap;
Finally, we have also extended this DMM library with a simulation mode. It allows us not only to execute a real DMM for a
certain application, but also to emulate the behavior of a DMM to obtain the performance, the memory used and energy con-
sumed by the embedded application in independent cases or memory allocation situations. In simulation mode, the library
does not de/allocate memory from the computer like the real application, but maintains useful information about how the
structure of the selected DMM evolves in time. Thus, we are able to evaluate a DMM with an initial proﬁling of the appli-
cation faster than previous approaches, where every DMM is evaluated running the application in real time with a prede-
ﬁned DMM. As a result, the evaluation of DMM can be performed relatively fast, and exploration algorithms can be
included in the searching process.2.3. Grammatical evolution applied to DMM optimization
Grammatical evolution (GE) [13,18–21] is a grammar-based form of genetic programming (GP) [22]. It combines principles
from molecular biology to the representation power of formal grammars. GE’s rich modularity gives a unique ﬂexibility,
making it possible to use alternative search strategies (evolutionary, deterministic or some other approach) and to radically
change its behavior by merely changing the supplied grammar. Since a grammar describes the structures that are generated
by GE, it is trivial to modify the output structures by simply editing the plain text grammar. This is one of the main advan-
tages that makes the GE approach so attractive. The genotype–phenotype mapping also means that instead of operating
exclusively on solution trees, as in standard GP, GE allows search operators to be performed on the genotype (e.g., integer
or binary chromosomes), in addition to partially derived phenotypes and the fully formed phenotypic derivation trees them-
selves. When tackling a problem with GE, a suitable Backus Naur Form (BNF) grammar deﬁnition must be initially deﬁned.
The BNF can be either the speciﬁcation of an entire language or, perhaps more usefully, a subset of a language geared to-
wards the problem at hand. In a simulation run, GE can theoretically evolve programs in any language described by a BNF.
A grammar can be represented by the tuple {N,T,P,S}, where N is the set of non-terminals, T the set of terminals, P a set of
production rules that maps the elements of N to T, and S is a start symbol that is a member of N. When there are a number of
productions that can be applied to one element of N, the choice is delimited with the ‘‘j” symbol.
A GE’s individual uses a variable-length encoding scheme where each gene holds an integer value that will be mapped to
previously labeled production rules of a given BNF by the decoding process. The genotype is used to map the start symbol, as
deﬁned in the grammar, onto terminals by reading codons to generate a corresponding integer value. For illustration pur-
poses, in Fig. 2 we show an excerpt of a simple grammar that deﬁnes a language for DMM implementations, including
two data structures (FirstFitSLL and BestFitSLL), two headers, three selectors, two policies to manage ﬂexible or ﬁxed
block sizes, and the main memory managed by the OS (OperatingSystem). Fig. 3 illustrates a genome which has 10 genes
with values ranging from 0 to 255 (8-bit number). Since an 8-bit integer is far more than the number of production rules, the
modulus operation is needed to decode the genes properly.
The decoding process matches each gene with the corresponding production rules group. The ﬁrst gene, namely 204, cor-
responds to the group denoted as I. Since there is only one production rule headed by <CustomDMM>, the selected one is the
production labeled 0 (204mod1 = 0) (<CustomDMM> ::= AtomicDMM (<DataStructure>, <Selector>, <Migration>,
<NextADM>)). Next, the second gene is read and its value (142), after the modulus operation (142mod2), results in 0; there-
fore, the production <DataStructure> ::= FirstFitSLL (<Header>) is picked up from the group denoted as II. Next,
there are two productions pointed to by the symbol <Header>, so the gene 55, after the modulus operation (55mod2)
results in 1 and the rule <Header> ::= SizeHeader is selected. Thus, the decoded expression is:
Fig. 2. Illustrative grammar describing a set of DMM implementations.
Fig. 3. A GE individual’s genome.
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<Selector>,
<Migration>,
<NextADM>)
The next two steps will sequentially produce the following expressions:
AtomicDMM (FirstFitSLL (SizeHeader),
SizeSelector,
<Migration>,
<NextADM>)
AtomicDMM (FirstFitSLL (SizeHeader),
SizeSelector,
SizeSelector,
<NextADM>)
and ﬁnally, at the 6th gene, the full decoded expression will be:
AtomicDMM (FirstFitSLL (SizeHeader),
SizeSelector,
SizeSelector,
OperatingSystem)
An important advantage of this grammatical evolution representation is that it uses a linear genome. Therefore, GE can
directly use all standard genetic algorithm operators. Furthermore, because of the simplicity of the linear representation,
computing implementations of GE are relatively simple to deploy. In particular, as shown in the previous example, the
DMM represented by an individual can be deployed in O(N), where N is the number of genes.
In the previous example the decoding process terminated without translating all genes. This occurs because the genetic
operations in GE do not know about the semantics of a genome until it is decoded. Then, the decoding process frequently
Fig. 4. DMM generation and evaluation process.
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execution time.
However, a potentially serious concern with GE is the situation of having redundant genes. During the decoding process, it
may happen that a genome does not have enough genes to generate a complete expression (sentence), i.e., there are still non-
terminals remaining. In this case the wrap operator is applied, which results in returning the codon reading head back to the
ﬁrst codon in the individual. Hence, even after wrapping, the mapping process would be incomplete and would carry on
indeﬁnitely unless terminated. This occurs because a non-terminal is being mapped recursively by a production rule. Such
an individual is labeled as invalid, since it will never undergo a complete mapping to a set of terminals. For this reason our
optimization approach for DMM imposes an upper limit on the number of wrapping events that can occur. Therefore, during
the mapping process, starting from the left-hand side of the genome, integer values are generated and used to select rules
from the BNF grammar, until one of the following situations arises:
1. A complete DMM is generated. This occurs when all the non-terminals in the expression being mapped are transformed
into elements from the terminal set of the BNF grammar.
2. The end of the genome is reached. In this case the wrapping operator is invoked returning the genome reading frame to
the left-hand side of the genome. The reading of codons will then continue, unless the upper threshold value representing
the maximum number of wrapping events, during the individual’s mapping process, is reached.
3. In case the threshold value on the number of wrapping events is reached and the individual is still incompletely mapped,
then the mapping process is halted, and the highest possible ﬁtness1 value (assuming minimization) is assigned to the
individual.
In summary, to evolve different DMMs in an optimization process, we have deﬁned a grammar which covers any possible
DMM that our template library can instantiate. Moreover, our grammar is complete enough to implement any well-known
DMM and to explore custom DMM implementations for real-life multimedia embedded applications. Moreover, although
this methodology was originally developed to optimize embedded system designs (which introduce strong performance,
memory and energy constraints), it can be applied to any computer platform where the use of C++ is allowed.
Finally, Fig. 4 shows an illustrative example on how our methodology performs. The main inputs are a proﬁling report,
which logs all the blocks that have been de/allocated, and the grammar ﬁle. Our GE algorithm is constantly generating dif-
ferent DMM implementations from the grammar ﬁle. When a DMM is generated (DMM(j) in Fig. 4), it is received by the DMM
library working the simulation mode (referred as DMM simulator in Fig. 4). Next, the DMM simulator emulates the behavior
of the application, debugging every line in the proﬁling report. Such emulation does not de/allocate memory from the com-
puter like the real application, but maintains useful information about how the structure of the selected DMM evolves in
time. After the proﬁling report has been simulated, the DMM library returns back the ﬁtness of the current DMM to the
GE algorithm.3. DMM optimization ﬂow
The proposed optimization framework uses three different phases to perform the automatic exploration of DMMs using
grammatical evolution. Fig. 5 shows the different phases required to perform the overall DMMs optimization. In the ﬁrst
phase, we generate an initial proﬁling of the de/allocation pattern of the different objects instantiated by the application.
In the second phase, we automatically analyze the proﬁling report and provide the hardware parameters of the target
embedded system to generate the ﬁnal grammar, customized for the application and ﬁnal embedded system under study.1 In evolutionary algorithms, the ﬁtness is the measure of quality for a given individual.
Fig. 5. DMMs optimization ﬂow. In the ﬁrst phase, we generate an initial proﬁling of the de/allocation pattern. In the second phase, we automatically
analyze the proﬁling report and provide the hardware parameters of the target embedded system to generate the ﬁnal grammar. Finally, in the third phase
an exploration of the design space of DMMs implementation is performed using GE.
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the three phases of our proposed optimization ﬂow.3.1. Proﬁling of the application
First, we run the application under study using a basic DMM implemented with the DMM library. Such process logs all the
required information in an external ﬁle: identiﬁcation of the object created/deleted, operation (allocation or deallocation),
object size in bytes and memory address. To this end, we must only include the DMM library in the source code of the appli-
cation (only one line of code at the beginning of the application to optimize). As a result, in our methodology, this phase takes
between 30 and 45 min for real-life applications, with very limited user interaction. Since all the exploration process is per-
formed simulating the generated DMMs with the proﬁling report, this task is done just once.3.2. DMM grammar generation
According to Fig. 5, all the information contained in the proﬁling report is automatically examined and a customized
grammar for the memory architecture of the target system is obtained. As a result, some incomplete rules in the original
grammar, such as the memory size of the embedded system, are automatically deﬁned according to each speciﬁc proﬁling.
To this aim, a tool called Grammar Generator has been developed. This phase takes no more than a couple of minutes, and
without user interaction.3.3. Optimization
The last phase is the optimization process. As Fig. 5 depicts, this phase consists of a GE algorithm that takes as input: (1)
the grammar generated in the previous phase, (2) the hardware parameters (e.g., memory size and power consumption mod-
el for the embedded memory [23]) of the target embedded system, and (3) the proﬁling report of the application. This phase
also uses the simulation mode extension of the DMM library in order to obtain the ﬁtness of every DMM generated by the
grammar.
The ﬁtness is computed as a weighted sum of the performance, memory usage and energy consumed by the proposed
DMM for the target embedded system and application under study. Such parameters are indirectly calculated by the
DMM simulator as follows: it calculates the computational complexity or time complexity [24] to compute performance,
the size of memory de/allocated by the DMM to compute memory usage, and the number of memory accesses to compute
energy. In this regard, every portion of the code in the simulator that emulates the behavior of a DMM is accompanied by its
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example of how this task is performed:
inline void malloc (size_t sz) {
exTime += 2; memAcc += 2;
object* ptr = head.next;
if (ptr!=&tail) {
exTime += 2; memAcc += 5;
head.next = ptr->next;
if (head.next==&tail) {
exTime++; memAcc += 2;
memUsed -= ptr->size();
tail.next = &head;
}
exTime++;
return (void*) ptr;
}
exTime++;
return 0;
}
The ﬁrst sentence computes the execution time of the pointer assignment (ptr) and the evaluation of the if condition.
The second one takes into account two memory accesses: one for the head.next sentence (i.e., access operator) and one
because of the &tail sentence. This process is repeated until the end of the function, updating the execution time, memory
accesses and memory used when needed. In the example presented, the memory used is reduced in ptr->size(): this is
correct because the DMM does not need to manage this portion of memory, unless it is freed. Finally, the energy consumed is
computed using the total number of memory accesses.
When the optimization process ends, the GE algorithm returns the best DMM found, with minimal weighted sum of exe-
cution time (performance), memory usage and energy consumption. In the two benchmarks tested, this phase varies from 10
to 16 h with no user interaction mainly depending on the size of the proﬁling report. In our experiments we have applied GE
to proﬁling reports varying from 3 to 5 GB. Note that in previous approaches, this phase typically takes days or weeks, and for
every DMM generated the application must be compiled and executed to evaluate the ﬁtness function. In any case, our meth-
odology requires much less time than state-of-the-art solutions to this problem because it processes a proﬁling report, in-
stead of simulating multiple times the complete original application. Furthermore, we do not compile the original
application every time a new DMM must be evaluated, which makes our framework even more stable and overall results
more easily comparable. As a consequence, our (sequential) methodology is up to 24 faster than previous approaches pro-
posed in the literature [5,10], and allows the system designer to use automatic exploration algorithms.
In the optimization of DMMs, we address two fundamental problems related to the degree of minimization (quality of
solutions) and the exploration time. Regarding the quality of solutions [25], since it is not possible to obtain the true optimal
due to the exponential exploration time with respect to the possible DMM solutions, we use GE to obtain good approxima-
tions. Moreover, in the following section we show that a suitable parallel implementation can improve the quality of solu-
tions. With respect to exploration time, current multimedia applications include thousands of dynamic memory operations
and obtaining the optimal solution is a very time-consuming problem, even if we improved the evaluation of candidate
DMMs by means of simulation. Hence, our proposed design of a parallel GE Algorithm (pGEA) for DMMs optimization can
effectively reduce the exploration time when more processor cores are used.4. pGE parallelization approach for scalable DMM exploration
4.1. Global architecture of the pGE
The proposed search process can be signiﬁcantly improved by using several threads to perform the simulations instead of
running each one in the same processor. In this section we ﬁrst describe the different approaches used in the parallelization
of evolutionary algorithms, selecting one of them. Finally we analyze how our GE algorithm works in a parallel environment
to solve the exploration of DMMs in embedded applications.
There are two main levels at which an evolutionary algorithm can be parallelized: the ﬁtness evaluation level and the
population level [26]. In the following we brieﬂy describe both models. For a more detailed discussion see [27].
In the ﬁtness evaluation level, the calculation of the individuals’ ﬁtness is by far the most time consuming step of the evo-
lutionary algorithm. In such cases an obvious approach is to share ﬁtness evaluation among several processors. One example
is the master–worker algorithm: this evolutionary algorithmmaintains one population, while the evaluation of ﬁtness is dis-
tributed among several processors (Fig. 6). As in the serial algorithm, selection and mating are global: each individual may
Fig. 6. Master–worker scheme.
582 J.L. Risco-Martín et al. / Parallel Computing 36 (2010) 572–590compete and mate with any other. The evaluation of the individuals is usually parallelized because the ﬁtness of an individ-
ual is independent from the rest of the population and there is no need to communicate during this phase. Communication
occurs only as each worker receives its subset of individuals to evaluate and when the workers return the ﬁtness values. This
parallel algorithm is synchronous since it stops and waits the ﬁtness values for all the population before proceeding into the
next generation. As a result, it has the same properties as the sequential ones, but it is faster if the algorithm spends most of
the time for the evaluation process.
Regarding the population level, natural populations tend to possess a spatial structure and to be organized in so-called
demes. Demes are semi-independent groups of individuals or subpopulations which have only a loose coupling to other
neighboring demes. This coupling takes the form of the migration of individuals between demes. Several models based
on this idea have been proposed. The two most important are the island and the grid models. In the island model individuals
are allowed to migrate between populations with a given frequency. Several patterns of exchange have been traditionally
used. The most common ones are rings, two-dimensional and three-dimensional meshes, stars and hypercubes. The most
common replacement policy, consists of replacing the worst k individuals in the receiving population with k immigrants
which are the best k individuals of their original island [28]. In the grid or cellular model, individuals are placed in a one-
or two-dimensional grid, one individual per grid location. The genetic operations take place locally, in a small neighborhood
of a given individual. Although the model can be implemented on a standard computer, an efﬁcient distributed implemen-
tation is obtained by partitioning the whole population into subpopulations, where each subpopulation is a grid of individ-
uals. This model has a straightforward implementation on a cluster.
Given these three different algorithms, we propose the use of a synchronous master–worker parallel GE Algorithm (pGEA)
where the master applies GE operators and each worker runs a different set of DMM simulations (or ﬁtness evaluations).
Synchronous master–worker schemes have many advantages: (1) they explore the search space exactly as a sequential algo-
rithm and thus we are able to compare the parallel algorithm with our previous sequential algorithm presented in [12], (2)
they are easy to implement and (3) signiﬁcant performance improvements are possible in many cases [29]. Moreover, the
master–worker topology can be easily implemented using the DEVS formalism [30].
Fig. 6 shows the parallel process. There is one master node and W workers. The master node executes all the GE opera-
tions except the ﬁtness evaluation. In the evaluation step, a set of NW individuals are sent to every worker, where N is the total
population size. The work load is balanced among all the workers by applying a round-robin algorithm: we distribute the
individuals according to an estimation of the simulation time, which is computed based on the number of ADMs that the
DMM contains. This metric is not accurate at the ﬁrst generations of the algorithm. However, as the optimization algorithm
progresses, the allocation policies are homogeneous and the simulation time highly depends on this metric. Finally, the mas-
ter waits for the results computed by the workers. So, in the best case, if the algorithm spends most of the time for the eval-
uation process, the total execution time is reduced in a TW factor, where T is the execution time of the serial algorithm. Note
that in our optimization of embedded systems, the evaluation of the different DMMs is about 98% of the entire computa-
tional time.
The algorithm in Fig. 6 follows a distributed or multi-threaded design, which is suitable to be executed in multi-core
architectures, as well as workstations connected over a LAN. The approach we have implemented consists of executing
our proposed pGEA in a set of PCs connected over a LAN.
To this aim, we propose to implement our pGEA in a distributed DMMs exploration using Discrete Event System Speciﬁ-
cation (DEVS), which is a theory of modeling and simulation recently proposed. In the following, we provide a formal descrip-
tion of DEVS, our DEVS/SOA model and the algorithm needed to implement our pGEA.
4.2. DEVS/SOA parallel exploration algorithm
DEVS is a general formalism for discrete event system modeling based on set theory [30]. Once a system is described in
terms of the DEVS theory, it can be easily implemented using an existing library. To better understand this point, we may
show a couple of analogies: (1) in control theory, when a system is described using block diagrams, it can be easily
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using object-oriented programming when it is documented in terms of class diagrams and state machines.
There are now numerous libraries and tools for expressing DEVS models across the globe, such as DEVSJAVA, xDEVS,
DEVS/C++, CD++, aDEVS, DEVS-Suite, and James [15]. Although this proliferation of libraries shows the numerous advantages
in doing DEVS M&S, its multiplicity presents a difﬁculty in sharing models. In this regard, we have developed a new DEVS
simulation framework based on web services called Discrete Event Systems Speciﬁcation over Service Oriented Architecture
(DEVS/SOA) [15], which we have made available at [31]. The main advantage of using DEVS/SOA is that the original (sequen-
tial) model may be distributed with no additional parallelization middleware support, i.e., the whole system can be distrib-
uted using a standard DEVS library. Another major advantage is that DEVS/SOA allows the engineer to combine several DEVS
platforms to model a system, i.e., it provides interoperability between multiple (and distributed) processing architectures. It
does not happen with other parallelization frameworks like MPI [32,33] or HLA [34], where the software engineer must de-
velop an extra layer in the sequential algorithm in order to provide such level of parallelization.
DEVS/SOA enables the representation of a distributed system by three sets and four functions: input set (X), output set (Y),
state set (S), external transition function (dext), internal transition function (dint), conﬂuent function (dcon), and output func-
tion (k). The DEVS formalism (and by extension our proposed DEVS/SOA formalism) provides the framework for information
modeling which gives several advantages to analyze and design complex systems: completeness, veriﬁability, extensibility,
and maintainability. Unlike DEVS, which presents two kind of models, i.e., atomic and coupled [30], DEVS/SOA has one kind
of model to represent systems: the atomic model, that can specify complex systems in a hierarchical way. DEVS/SOA model
processes an input event based on its state and condition, and it generates an output event and changes its state. Finally, it
sets the time during which the model can stay in that state.
Formally, a DEVS/SOA model is a set of atomic models, and each atomic model is deﬁned by the following equation:A ¼ hIP;OP;X; S;Y ; fAig; C; k; dext; dint; dconi ð1Þ
where
 IP is the set of input ports.
 OP is the set of output ports.
 X is the set of inputs described in terms of pairs port-value: {p,v}.
 S is the state space. It includes not only the current state of the atomic model, but also two special parameters called r and
phase, which is the time until the next event generation, and a description of the current state (usually in natural lan-
guage), respectively.
 Y is the set of outputs, also described in terms of pairs port-value: {p,v}.
 Ai is the set of atomic models that the current model A contains. Note that Ai makes this deﬁnition recursive.
 C is the set of connections from the current atomic model A to others.
 k is the output function. When the time passed since the last output function is equal to r, then k is automatically
executed.
 dint is the internal transition function. It is executed right after the output (k) function and is used to change the state S
(including phase and r).
 dext is the external transition function. It is automatically executed when an external event arrives to one of the input
ports, changing the current state if needed.
 dcon is the conﬂuent function, and is selected if dext and dint must be executed at the same time instant.
In this regard, we may describe both master and worker as DEVS atomic models.4.2.1. Master model
The master runs the GE algorithm, and includes a set of pairs {iWj,oWj}, j 2 1,2,3, . . . ,W, for input and output ports. Out
connections are used to send the subset of NW DMMs to the corresponding worker, to be simulated and evaluated. In connec-
tions are used to receive the results of such simulations. Fig. 7 depicts the structure of the master atomic model. Algorithm 1
shows our DEVS/SOA atomic algorithm that implements the master node. As stated above, this DEVS/SOA model must con-
tain the GEA, sending the subset of DMM implementations to the corresponding neighbor.Fig. 7. Master (left) and worker (right) DEVS model structure.
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Require: GEA is the implementation of our evolutionary algorithm. W is the number of workers. N is the population
size. received is a state variable and is true if the current atomic model has received the DMM evaluations by all the
workers.
function init( )
init(GEA) {Initialization of the GEA, the grammar is loaded and the ﬁrst random population of DMMs is generated}
t = 0
phase = ‘‘active”
r = 0
function k( )
if phase == ‘‘active” then
sort(GEA) {sort individuals to balance the load among all the workers. An estimation of the simulation time is
performed.}
for j = 1 to W do
send (‘‘oWj”, subpop(GEA, j,W)) {sends NW DMMs to worker j by the ‘‘oWj” output port.}
end for
end if
function dint( )
received = false
phase = ‘‘passive”
r =1
function dext( )
for j = 1 to W do
if not empty (‘‘iWj”) then
receive(‘‘iWj”,GE, j,W,received) {Updates the current population with the evaluated DMMs coming from port
‘‘iWj”. It also updates the received state variable, which will be true when all the workers have evaluated their DMMs}
end if
end for
if t < T and received == true then
step(GEA) {Computes the offspring of the current generation}
t = t + 1
phase = ‘‘active”
r = 0
end if
function dcon( )
dint( )
dext( )
Taking into account Algorithm 1, the proposed master model works as follows. First, at the init function, GEA is initialized
and both phase and r are set to ‘‘active” and 0, respectively. It means that the master immediately executes the output func-
tion (k), sending the DMMs to the workers. After the output function, the internal transition function is executed (dint), which
passivates the master waiting for the results (r =1). These results are gradually sent by the workers and received in the
input ports. When a subset of DMMs arrives, the external transition function dext is automatically executed. It ﬁrst updates
the evaluated DMMs of the current population and then updates the received variable, which is truewhen all the DMMs have
been evaluated at the workers and received by the master. When this condition is met, the master model is ready to compute
the offspring and restart the process. To this end, r is set to 0 and the output function is executed again. This procedure is
repeated until the maximum number of generations is reached (t < T condition in the external transition), although other
conditions can be used, for example when a certain value for the ﬁtness is reached. After that, r is set to inﬁnity and the
simulation ends.
4.2.2. Worker model
Every worker has one pair of {in,out} ports (Fig. 7), to receive and to send the subset of DMMs sent and received by the
master, respectively.
Similarly, the worker atomic model is presented in Algorithm 2. It works as follows. First, in the init function, the DMM
simulator is initialized, loading the proﬁling report (every worker keeps a copy of this ﬁle). Both phase and r are set to
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input port. When this happens, the external transition function is executed (dext). It means that the master has sent the
set of DMMs to be evaluated. Thus, the simulation starts, and every DMM received is simulated, computing its ﬁtness. After
that, both phase and r are set to ‘‘active” and 0 respectively. Then, the output function (k) is automatically executed and the
updated DMMs are sent back to the master through the out output port. After the output function, the internal transition
function is executed (dint), passivating the model until a new set of DMMs is received.
Algorithm 2. Worker node: DEVS/SOA atomic implementation
Require: DMMSimulator is the simulator. dmms is the set of DMMs sent by the master node.
function init( )
init(DMMSimulator) {Initialization of the simulator, the proﬁling report is loaded}
phase = ‘‘passive”
r =1
function k( )
if phase ==‘‘active” then
send(‘‘out”,dmms) {sends the evaluated DMMs to the master by the ‘‘out” output port}
end if
function dint( )
phase = ‘‘passive”
r =1
function dext( )
if not empty (‘‘in”) then
receive(‘‘in”,dmms) {The set of DMMs sent by the master is loaded into the dmms state variable}
evaluate(DMMSimulator,dmms) {The DMMSimulator computes the ﬁtness of each DMM received}
phase = ‘‘active” 0
r = 0
end if
function dcon()
dint( )
dext( )4.2.3. DEVS/SOA conﬁguration
Our DEVS/SOA implementation establishes that each atomic model can be placed in the same processor (single-core), in
different processors of the same computer (multi-core) or in different processors at different computers (distributed). The
main advantage of using DEVS/SOA is that the original model remains unchanged under all possible conﬁgurations.
Since we are exploring DMMs in 2-core computers, it is desirable to place one atomic model per processor to reach good
performance. Thus, one possible DEVS/SOA topology is formed by two atomic models running one worker on each one of
them. At the top, the master model can be located with a single worker. However, as it has been stated above, the master
node processes only the 2% of the total load, so we may conclude that placing a single master in a single-core is not proﬁt-
able. As a conclusion, we may place one worker per core, but one of these cores must contain both a master and a worker as a
complex atomic model. Such complex atomic model is namedmaster–worker. Fig. 8 provides a scheme of our pGEA design in
two computers. Each atomic model contains either one master–worker or worker, and there must be just one master–worker
in the whole distributed model. This conﬁguration is performed in DEVS/SOA just writing a single XML (eXtensible Markup
Language) ﬁle. Further details on how to deploy such ﬁle can be found in [15].
The DEVS/SOA approach we have implemented consists of executing our proposed pGEA solution for DMMs exploration
in a set of workstations connected over a local area network. To this end, using our DEVS/SOA framework, we can distribute
atomic models over a variable number of workstations. The pGEA’s conﬁguration enables scaling both performance and
quality of solutions when different number of processors are available to execute the exploration framework.
5. Experimental framework and results
We have evaluated the proposed optimization framework for two multimedia embedded applications [35,36]. Thus, in
this section we describe the complete method applied to compare the different type of sequential and parallel GEAs while
optimizing dynamic embedded application, as well as the experimental results obtained.
Fig. 8. Graphic representation of our pGEA topology using the DEVS/SOA formalism. The ﬁgure on the left depicts the complex master–worker atomic
model, formed by one master and one worker atomic models. The ﬁgure on the right represents the top level model, one master and four workers.
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The ﬁrst case study is VDrift [35], which is a driving simulation game. The game includes as main features: 19 different
tracks, 28 types of cars, artiﬁcial intelligent players and a networkedmulti-player mode. The second benchmark is a 3D Phys-
ics Engine (Physics3D) for elastic and deformable bodies [36], which is a 3D engine that displays the interaction of non-rigid
bodies.
To implement our GEA, we have used GEVA [37], a well-known GE tool developed in Java. The distributed pGEA version is
made by adding the DEVS/SOA framework, which will use multiple processors when available. The pGEA conﬁguration based
on DEVS/SOA was distributed on a set of 2 nodes Intel Core™ 2 CPU 6600 2.40 GHz with 2 GB DDRmemory, connected via a
100 Mbps Ethernet network. To this end, we placed two DEVS/SOA atomic models (following Fig. 8) per node. This leads to
four atomic DEVS/SOA models running in parallel. All the values presented are computed by averaging results of 10 trials,
according to a MonteCarlo simulation.
5.2. DMMs exploration speed comparisons
First, we compare the execution time employed by our pGEA to explore optimal DMMs with two sequential methodol-
ogies. The ﬁrst one was proposed by Atienza et al. [9] and has been described in Section 1. The second one is our original GEA.
Table 2 shows the parameters used by both GEA and pGEA. Moreover, we have tested four different parallel conﬁgurations
with 1, 2, 3, and 4 workers (called pGEA1, pGEA2, pGEA3 and pGEA4, respectively). To conﬁgure the different parallel envi-
ronments, we just set the W parameter of the master–worker model to 1, 2, 3 and 4, respectively.
As Fig. 9 depicts, the slowest algorithm is Atienza, spending more than one week for the optimization of VDrift and more
than 2 weeks for Physics. It is due to the manual evaluation of every candidate DMM. The fastest algorithm is pGEA4 (four
workers), reaching speed-ups of 84.72 and 86.40 with respect to the Atienza’s method, and 3.46 and 3.63 when com-
pared to GEA for VDrift and Physics3D, respectively. Note that pGEA1 does not improve the exploration speed when com-
pared to GEA, reaching normalized exploration times of 0.99 and 0.99 for VDrift and Physics3D, respectively. It is because
in this case there are two nodes, the ﬁrst one is a master node running a GE algorithm and the other one is a worker per-
forming the evaluation of the entire population, sequentially. Therefore, there is no parallelism in the evaluation process
and, as a result, pGEA1 has the highest execution time in both VDrift and Physics applications among all the ﬁve GE algo-
rithms (both sequential and parallel) because of the DEVS intrinsic communication time.Table 2
Parameters for both GEA and pGEA.
Parameter Value
Population size 60
Number of generations 100
Probability of crossover 0.80
Probability of mutation 0.02
Fig. 9. Speed-ups of pGEAj (1, 2, 3 and 4 workers) optimization algorithms vs. GEA and Atienza’s algorithm in VDrift and Physics3D.
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Obviously, the higher the number of workers, the larger the communication time, so the ﬁnal gain in the parallelization
is being decreased because of the communication process.
5.3. On the quality of solutions
In a second set of experiments, we compare the quality of the solutions found by our pGEA with four DMMs. The ﬁrst one
is the Kingsley DMM [4]. Although Kingsley is quite fast and extensively used in embedded operating systems (e.g., RTEMS
[7] or Free BSD [38]), it can potentially present a considerable fragmentation due to its use of power-of-two segregated-ﬁt
lists. As a consequence, it uses more memory than other DMMs. The second one is the Lea DMM. Lea is one of the most com-
plex general-purpose DMMs. It manages more than 128 lists for different block sizes. As a result, Lea presents less fragmen-
tation than Kingsley. Thus, although Kinsgley is faster, Lea uses less amount of memory. The third DMM is a customized
DMM generated using the methodology proposed by Atienza et al. [9]. The fourth DMM is the best DMM found by our
sequential GEA.
In order to compare the quality of solutions between GEA and pGEA, we remain unchanged the genetic parameters shown
in Table 2 for GEA. Then, the ﬁtness of the best DMM as well as the average GEA optimization time is set into pGEA4 as the
termination condition. Thus, pGEA4 offers better DMMs than the sequential GEA approach in the same execution time.
Those comparisons of results are next described and analyzed distinguishing the two application benchmarks: VDrift and
Physics3D.
5.3.1. Method applied to VDrift
The dynamic behavior of the VDrift case study shows that only a very limited range of data type sizes are used in it,
namely 11 different allocation sizes are requested. In addition, most of these allocated sizes are relatively small (i.e., between
32 or 8192 bytes) only very few blocks are much bigger (e.g., 151 KBytes). Furthermore, we see that most of the data types
interact with each other and are alive almost all the execution time of the application. Within this context, we apply our
methodology using the order provided in Fig. 5, optimizing performance, memory usage and energy consumed by the
DMM. Fig. 10(a) shows our ﬁnal solution offered by pGEA4 that consists of a custom DMM with four separated ADMs for
the relevant sizes in the application. The ﬁrst ADM is used for the smallest allocation size requested in the application, that
is, 32 bytes. The second ADM allows allocations of sizes between 756 and 1024 bytes. Then, the third ADM is used for
allocation requests of 8192 bytes. Finally, the fourth ADM is used for big allocation requests blocks (e.g., 151 or 265 KBytes).Fig. 10. Custom DMM obtained using pGEA4 for both VDrift and Physics3D applications.
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one block size can be requested in it, as well as in the third ADM. The rest of the ADMs include doubly-linked lists of free
blocks with headers that contain the size of each respective block and information about their current state (i.e., in use or
free). These mechanisms efﬁciently support immediate coalescing and splitting inside these ADMs, which minimizes the to-
tal amount of memory used in the custom DMM designed with our methodology. Finally, the obtained DMM alternates be-
tween First Fit and Best Fit policies (FF and BF in Fig. 10(a)). Since we are managing unsortered lists, Best Fit is the best
allocation policy in case the atomic DMM is designed for more than one block size.
Fig. 11(a) shows that the values obtained by pGEA4 using our parallel approach obtains signiﬁcant improvements in all
the three metrics. Regarding performance, the DMM obtained by pGEA4 is 10.75% faster than Kingsley (which is the fastest
general-purpose DMM), 87.38% faster than Lea, and 18.16% and 10.33% faster than Atienza and GEA, respectively. Our meth-
odology achieves better results than previous classic optimizations because our custom DMM does not employ much time
when looking for a free block, due to the optimized size of the ﬁnal DMM (for instance, four atomic DMMs vs. more than 128
regions in Lea).
With respect to memory usage, our custom pGEA4 DMM saves 57.71% more memory than Kingsley, 30.04% more than
Lea, 27.17% more than Atienza, and 17.05% more than GEA. This result is obtained because our pGEA4 DMM is able to min-
imize the memory used by the system in two ways. First, because its design and behavior varies according to the different
block sizes requested. Second, in ADMs where a range of block sizes requests are allowed, it uses immediate coalescing and
splitting services to reduce both internal and external fragmentation, reducing the amount of memory used. In Kingsley and
Lea DMMs, the coalescing/splitting mechanisms are applied, but an initial boundary memory is reserved and distributed
among the different lists for sizes. In this case, since only a limited amount of sizes is used, some of the memory regions
managed are underused. The Atienza’s optimization method presented offered the worst results in this case, probably be-
cause this methodology needs and initial manual ﬁltering of the search space, and some good potential solutions could
be abandoned.
Concerning energy consumption, the pGEA4 DMM reached the best value, 71.80% better than Kingsley, and 87.48%,
45.97% and 12.44% better than Lea, Atienza and GEA, respectively. Since the structure is more compact than in the other ap-
proaches, the pGEA4 DMM needs less number of memory reads to ﬁnd a free block, and as a consequence, it consumes less
energy.5.3.2. Method applied to Physics3D
Fig. 10(b) shows a graphic representation of the best DMM obtained using pGEA4. First, as Fig. 10(b) illustrates, it makes
the decision to have 37 ADMs (more than 37 block sizes) to prevent internal fragmentation and as a consequence, to use less
memory. This is done because the memory blocks requested by the Physics3D application vary greatly in size (to store bodies
of different sizes) and if only one block size is used for all the different block sizes requested, the internal fragmentation
would be large. Next, the algorithm chooses splitting or coalescing, so that every time a memory block with a bigger or smal-
ler size than the current block is requested, the splitting and coalescing mechanisms are invoked. In addition, an exact ﬁt to
avoid as much as possible memory losses in internal fragmentation is selected. The last atomic DMMmanages blocks varying
from more than 512 KB to 1 MB. Bigger blocks are managed by the system (in gray background in Fig. 10(b)). Finally, the
pGEA4 selects a header ﬁeld to accommodate information about the size and status of each block to support splitting and
coalescing mechanisms.
As Fig. 11(b) shows, the fastest DMM is our pGEA4 DMM, 7.55%, 88.47%, 17.86% and 4.70% faster than Kingsley, Lea, Ati-
enza and GEA, respectively. It is because of the compact structure generated, which is optimal for the wide range of blocks
managed by Physics3D in order to ﬁnd free blocks up to 88.47% faster than Lea.Fig. 11. Results of execution time, memory usage and energy consumption of the set of DMMs formed by Kingsley, Lea, the custom DMM obtained by the
methodology proposed in [9] (labeled as Atienza in the ﬁgure), and our custom DMMs based on grammatical evolution, both sequential and parallel
approaches (labeled as GEA and pGEA4, respectively).
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other four DMMs. This is due to the fact that our custom DMM manager does not have many ﬁxed sized blocks to try with
multiple accesses, and tries to coalesce and split as much as needed to efﬁciently used the existing memory, which is a better
option in dynamic applications with large variations in requested sizes.
Furthermore, the results indicate that our pGEA4 DMM achieves signiﬁcantly better results for energy (a reduction of
52.50%, 89.50%, 14.08% and 9.04%), when compared to Kingsley, Lea, Atienza and GEA, because most of the dynamic accesses
performed internally by the other four DMMs to its complex management structures are not required in the pGEA4 DMM,
which uses a simpler and optimized internal data structures for the target application.
6. Conclusions and future work
Nowadays, high-performance embedded devices (e.g., PDAs, advancedmobile phones, portable video games stations, etc.)
need to execute very dynamic embedded applications. These applications have been typically executed in general-purpose
computers, so they are very complex for embedded systems and currently demand intensive dynamic memory requirements
that must be heavily optimized (i.e., performance, memory usage and energy consumption) for an efﬁcient mapping on latest
low-power embedded devices. System-level exploration and reﬁnement methodologies have started to be proposed to con-
sistently perform that reﬁnement. Within this context, the manual exploration and optimization of the DMM implementa-
tion is one of the most time-consuming and programming-intensive parts. In this paper we have presented a new system-
level approach based on genetic programming to automatically characterize custom DMMs with an integrated proﬁling
method. This approach largely simpliﬁes the complex engineering process of designing and proﬁling several implementation
candidates, allowing the developers to automatically cover a vast part of the dynamic memory management design space
(e.g., different strategies of the heap, internal blocks of the allocators, etc.) without any programming and modeling effort.
Particularly, we have proposed a new parallel grammatical evolutionary algorithm (pGEA), which uses a master–worker
scheme. The results obtained show that this parallel approach performs better, obtaining a speed-up of 86.40 with respect
to other state-of-the-art approaches and a speed-up of 3.63 with respect to our previous sequential scheme. Furthermore,
we have shown in our case studies that the pGEA is able to improve the quality of solutions in a 36.36%, averaging the level of
improvement in performance, memory usage and energy consumption obtained by four state-of-the-art approaches to this
problem. The parallelization has been performed using the DEVS M&S formalism. To this end, we have developed a DEVS
master–worker model using a DEVS distributed library called DEVS/SOA. Future work includes the evaluation of several
topologies as well as several synchronization policies.
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